1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309
#[doc = "Register `dfe_ctrl_0` reader"] pub struct R(crate::R<DFE_CTRL_0_SPEC>); impl core::ops::Deref for R { type Target = crate::R<DFE_CTRL_0_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::convert::From<crate::R<DFE_CTRL_0_SPEC>> for R { fn from(reader: crate::R<DFE_CTRL_0_SPEC>) -> Self { R(reader) } } #[doc = "Register `dfe_ctrl_0` writer"] pub struct W(crate::W<DFE_CTRL_0_SPEC>); impl core::ops::Deref for W { type Target = crate::W<DFE_CTRL_0_SPEC>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } impl core::ops::DerefMut for W { #[inline(always)] fn deref_mut(&mut self) -> &mut Self::Target { &mut self.0 } } impl core::convert::From<crate::W<DFE_CTRL_0_SPEC>> for W { fn from(writer: crate::W<DFE_CTRL_0_SPEC>) -> Self { W(writer) } } #[doc = "Field `tx_dvga_gain_ctrl_hw` reader - "] pub struct TX_DVGA_GAIN_CTRL_HW_R(crate::FieldReader<bool, bool>); impl TX_DVGA_GAIN_CTRL_HW_R { pub(crate) fn new(bits: bool) -> Self { TX_DVGA_GAIN_CTRL_HW_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_DVGA_GAIN_CTRL_HW_R { type Target = crate::FieldReader<bool, bool>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_dvga_gain_ctrl_hw` writer - "] pub struct TX_DVGA_GAIN_CTRL_HW_W<'a> { w: &'a mut W, } impl<'a> TX_DVGA_GAIN_CTRL_HW_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } #[doc = "Field `tx_dvga_gain_qdb` reader - "] pub struct TX_DVGA_GAIN_QDB_R(crate::FieldReader<u8, u8>); impl TX_DVGA_GAIN_QDB_R { pub(crate) fn new(bits: u8) -> Self { TX_DVGA_GAIN_QDB_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_DVGA_GAIN_QDB_R { type Target = crate::FieldReader<u8, u8>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_dvga_gain_qdb` writer - "] pub struct TX_DVGA_GAIN_QDB_W<'a> { w: &'a mut W, } impl<'a> TX_DVGA_GAIN_QDB_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x7f << 24)) | (((value as u32) & 0x7f) << 24); self.w } } #[doc = "Field `tx_iqc_gain_en` reader - "] pub struct TX_IQC_GAIN_EN_R(crate::FieldReader<bool, bool>); impl TX_IQC_GAIN_EN_R { pub(crate) fn new(bits: bool) -> Self { TX_IQC_GAIN_EN_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_IQC_GAIN_EN_R { type Target = crate::FieldReader<bool, bool>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_iqc_gain_en` writer - "] pub struct TX_IQC_GAIN_EN_W<'a> { w: &'a mut W, } impl<'a> TX_IQC_GAIN_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Field `tx_iqc_gain` reader - "] pub struct TX_IQC_GAIN_R(crate::FieldReader<u16, u16>); impl TX_IQC_GAIN_R { pub(crate) fn new(bits: u16) -> Self { TX_IQC_GAIN_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_IQC_GAIN_R { type Target = crate::FieldReader<u16, u16>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_iqc_gain` writer - "] pub struct TX_IQC_GAIN_W<'a> { w: &'a mut W, } impl<'a> TX_IQC_GAIN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !(0x07ff << 12)) | (((value as u32) & 0x07ff) << 12); self.w } } #[doc = "Field `tx_iqc_phase_en` reader - "] pub struct TX_IQC_PHASE_EN_R(crate::FieldReader<bool, bool>); impl TX_IQC_PHASE_EN_R { pub(crate) fn new(bits: bool) -> Self { TX_IQC_PHASE_EN_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_IQC_PHASE_EN_R { type Target = crate::FieldReader<bool, bool>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_iqc_phase_en` writer - "] pub struct TX_IQC_PHASE_EN_W<'a> { w: &'a mut W, } impl<'a> TX_IQC_PHASE_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10); self.w } } #[doc = "Field `tx_iqc_phase` reader - "] pub struct TX_IQC_PHASE_R(crate::FieldReader<u16, u16>); impl TX_IQC_PHASE_R { pub(crate) fn new(bits: u16) -> Self { TX_IQC_PHASE_R(crate::FieldReader::new(bits)) } } impl core::ops::Deref for TX_IQC_PHASE_R { type Target = crate::FieldReader<u16, u16>; #[inline(always)] fn deref(&self) -> &Self::Target { &self.0 } } #[doc = "Field `tx_iqc_phase` writer - "] pub struct TX_IQC_PHASE_W<'a> { w: &'a mut W, } impl<'a> TX_IQC_PHASE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x03ff) | ((value as u32) & 0x03ff); self.w } } impl R { #[doc = "Bit 31"] #[inline(always)] pub fn tx_dvga_gain_ctrl_hw(&self) -> TX_DVGA_GAIN_CTRL_HW_R { TX_DVGA_GAIN_CTRL_HW_R::new(((self.bits >> 31) & 0x01) != 0) } #[doc = "Bits 24:30"] #[inline(always)] pub fn tx_dvga_gain_qdb(&self) -> TX_DVGA_GAIN_QDB_R { TX_DVGA_GAIN_QDB_R::new(((self.bits >> 24) & 0x7f) as u8) } #[doc = "Bit 23"] #[inline(always)] pub fn tx_iqc_gain_en(&self) -> TX_IQC_GAIN_EN_R { TX_IQC_GAIN_EN_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bits 12:22"] #[inline(always)] pub fn tx_iqc_gain(&self) -> TX_IQC_GAIN_R { TX_IQC_GAIN_R::new(((self.bits >> 12) & 0x07ff) as u16) } #[doc = "Bit 10"] #[inline(always)] pub fn tx_iqc_phase_en(&self) -> TX_IQC_PHASE_EN_R { TX_IQC_PHASE_EN_R::new(((self.bits >> 10) & 0x01) != 0) } #[doc = "Bits 0:9"] #[inline(always)] pub fn tx_iqc_phase(&self) -> TX_IQC_PHASE_R { TX_IQC_PHASE_R::new((self.bits & 0x03ff) as u16) } } impl W { #[doc = "Bit 31"] #[inline(always)] pub fn tx_dvga_gain_ctrl_hw(&mut self) -> TX_DVGA_GAIN_CTRL_HW_W { TX_DVGA_GAIN_CTRL_HW_W { w: self } } #[doc = "Bits 24:30"] #[inline(always)] pub fn tx_dvga_gain_qdb(&mut self) -> TX_DVGA_GAIN_QDB_W { TX_DVGA_GAIN_QDB_W { w: self } } #[doc = "Bit 23"] #[inline(always)] pub fn tx_iqc_gain_en(&mut self) -> TX_IQC_GAIN_EN_W { TX_IQC_GAIN_EN_W { w: self } } #[doc = "Bits 12:22"] #[inline(always)] pub fn tx_iqc_gain(&mut self) -> TX_IQC_GAIN_W { TX_IQC_GAIN_W { w: self } } #[doc = "Bit 10"] #[inline(always)] pub fn tx_iqc_phase_en(&mut self) -> TX_IQC_PHASE_EN_W { TX_IQC_PHASE_EN_W { w: self } } #[doc = "Bits 0:9"] #[inline(always)] pub fn tx_iqc_phase(&mut self) -> TX_IQC_PHASE_W { TX_IQC_PHASE_W { w: self } } #[doc = "Writes raw bits to the register."] pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { self.0.bits(bits); self } } #[doc = "dfe_ctrl_0.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dfe_ctrl_0](index.html) module"] pub struct DFE_CTRL_0_SPEC; impl crate::RegisterSpec for DFE_CTRL_0_SPEC { type Ux = u32; } #[doc = "`read()` method returns [dfe_ctrl_0::R](R) reader structure"] impl crate::Readable for DFE_CTRL_0_SPEC { type Reader = R; } #[doc = "`write(|w| ..)` method takes [dfe_ctrl_0::W](W) writer structure"] impl crate::Writable for DFE_CTRL_0_SPEC { type Writer = W; } #[doc = "`reset()` method sets dfe_ctrl_0 to value 0"] impl crate::Resettable for DFE_CTRL_0_SPEC { #[inline(always)] fn reset_value() -> Self::Ux { 0 } }