Files
bare_metal
bit_field
bl602_hal
bl602_pac
aon
cci
cks
dma
ef_ctrl
ef_data_0
ef_data_1
glb
gpip
hbn
i2c
ir
l1c
pds
pwm
rf
adda1.rsadda2.rsadda_reg_ctrl_hw.rscip.rsdfe_ctrl_0.rsdfe_ctrl_1.rsdfe_ctrl_10.rsdfe_ctrl_11.rsdfe_ctrl_12.rsdfe_ctrl_13.rsdfe_ctrl_14.rsdfe_ctrl_15.rsdfe_ctrl_16.rsdfe_ctrl_17.rsdfe_ctrl_18.rsdfe_ctrl_2.rsdfe_ctrl_3.rsdfe_ctrl_4.rsdfe_ctrl_5.rsdfe_ctrl_6.rsdfe_ctrl_7.rsdfe_ctrl_8.rsdfe_ctrl_9.rsfbdv.rslna.rslna_ctrl_hw_mux.rslo.rslo_cal_ctrl_hw1.rslo_cal_ctrl_hw10.rslo_cal_ctrl_hw11.rslo_cal_ctrl_hw2.rslo_cal_ctrl_hw3.rslo_cal_ctrl_hw4.rslo_cal_ctrl_hw5.rslo_cal_ctrl_hw6.rslo_cal_ctrl_hw7.rslo_cal_ctrl_hw8.rslo_cal_ctrl_hw9.rslo_reg_ctrl_hw1.rslo_sdm_ctrl_hw1.rslo_sdm_ctrl_hw2.rslo_sdm_ctrl_hw3.rslo_sdm_ctrl_hw4.rslo_sdm_ctrl_hw5.rslo_sdm_ctrl_hw6.rslo_sdm_ctrl_hw7.rslo_sdm_ctrl_hw8.rslodist.rspa1.rspa2.rspa_reg_ctrl_hw1.rspa_reg_ctrl_hw2.rspa_reg_wifi_ctrl_hw.rspfdcp.rspmip_mv2aon.rsppu_ctrl_hw.rspucr1.rspucr1_hw.rspucr2.rspucr2_hw.rspud_ctrl_hw.rsrbb1.rsrbb2.rsrbb3.rsrbb4.rsrbb_bw_ctrl_hw.rsrbb_gain_index1.rsrbb_gain_index2.rsrbb_gain_index3.rsrbb_gain_index4.rsrbb_gain_index5.rsrf_base_ctrl1.rsrf_base_ctrl2.rsrf_data_temp_0.rsrf_data_temp_1.rsrf_data_temp_2.rsrf_data_temp_3.rsrf_fsm_ctrl0.rsrf_fsm_ctrl1.rsrf_fsm_ctrl2.rsrf_fsm_ctrl_hw.rsrf_fsm_ctrl_sw.rsrf_ical_ctrl0.rsrf_ical_ctrl1.rsrf_ical_ctrl2.rsrf_pkdet_ctrl0.rsrf_resv_reg_0.rsrf_resv_reg_1.rsrf_resv_reg_2.rsrf_rev.rsrf_sram_ctrl0.rsrf_sram_ctrl1.rsrf_sram_ctrl2.rsrf_sram_ctrl3.rsrf_sram_ctrl4.rsrf_sram_ctrl5.rsrf_sram_ctrl6.rsrfcal_ctrlen.rsrfcal_stateen.rsrfcal_status.rsrfcal_status2.rsrfctrl_hw_en.rsrfif_dfe_ctrl0.rsrfif_dig_ctrl.rsrfif_test_read.rsrmxgm.rsrosdac_ctrl_hw1.rsrosdac_ctrl_hw2.rsrrf_gain_index1.rsrrf_gain_index2.rsrxiq_ctrl_hw1.rsrxiq_ctrl_hw2.rsrxiq_ctrl_hw3.rsrxiq_ctrl_hw4.rssaradc_resv.rssdm1.rssdm2.rssdm3.rssingen_ctrl0.rssingen_ctrl1.rssingen_ctrl2.rssingen_ctrl3.rssingen_ctrl4.rstbb.rstbb_gain_index1.rstbb_gain_index2.rstbb_gain_index3.rstbb_gain_index4.rstemp_comp.rsten_ac.rsten_dc.rsten_dig.rstmx.rstosdac_ctrl_hw1.rstosdac_ctrl_hw2.rstosdac_ctrl_hw3.rstosdac_ctrl_hw4.rstrx_gain1.rstrx_gain_hw.rstx_iq_gain_hw0.rstx_iq_gain_hw1.rstx_iq_gain_hw2.rstx_iq_gain_hw3.rstx_iq_gain_hw4.rstx_iq_gain_hw5.rstx_iq_gain_hw6.rstx_iq_gain_hw7.rsvco1.rsvco2.rsvco3.rsvco4.rs
sec_dbg
sec_eng
se_aes_0_ctrl.rsse_aes_0_ctrl_prot.rsse_aes_0_endian.rsse_aes_0_iv_0.rsse_aes_0_iv_1.rsse_aes_0_iv_2.rsse_aes_0_iv_3.rsse_aes_0_key_0.rsse_aes_0_key_1.rsse_aes_0_key_2.rsse_aes_0_key_3.rsse_aes_0_key_4.rsse_aes_0_key_5.rsse_aes_0_key_6.rsse_aes_0_key_7.rsse_aes_0_key_sel_0.rsse_aes_0_key_sel_1.rsse_aes_0_link.rsse_aes_0_mda.rsse_aes_0_msa.rsse_aes_0_sboot.rsse_aes_0_status.rsse_cdet_0_ctrl_0.rsse_cdet_0_ctrl_1.rsse_cdet_0_ctrl_prot.rsse_ctrl_prot_rd.rsse_ctrl_reserved_0.rsse_ctrl_reserved_1.rsse_ctrl_reserved_2.rsse_gmac_0_ctrl_0.rsse_gmac_0_ctrl_prot.rsse_gmac_0_lca.rsse_gmac_0_status.rsse_pka_0_ctrl_0.rsse_pka_0_ctrl_1.rsse_pka_0_ctrl_prot.rsse_pka_0_rw.rsse_pka_0_rw_burst.rsse_pka_0_seed.rsse_sha_0_ctrl.rsse_sha_0_ctrl_prot.rsse_sha_0_endian.rsse_sha_0_hash_h_0.rsse_sha_0_hash_h_1.rsse_sha_0_hash_h_2.rsse_sha_0_hash_h_3.rsse_sha_0_hash_h_4.rsse_sha_0_hash_h_5.rsse_sha_0_hash_h_6.rsse_sha_0_hash_h_7.rsse_sha_0_hash_l_0.rsse_sha_0_hash_l_1.rsse_sha_0_hash_l_2.rsse_sha_0_hash_l_3.rsse_sha_0_hash_l_4.rsse_sha_0_hash_l_5.rsse_sha_0_hash_l_6.rsse_sha_0_hash_l_7.rsse_sha_0_link.rsse_sha_0_msa.rsse_sha_0_status.rsse_trng_0_ctrl_0.rsse_trng_0_ctrl_1.rsse_trng_0_ctrl_2.rsse_trng_0_ctrl_3.rsse_trng_0_ctrl_prot.rsse_trng_0_dout_0.rsse_trng_0_dout_1.rsse_trng_0_dout_2.rsse_trng_0_dout_3.rsse_trng_0_dout_4.rsse_trng_0_dout_5.rsse_trng_0_dout_6.rsse_trng_0_dout_7.rsse_trng_0_status.rsse_trng_0_test.rsse_trng_0_test_out_0.rsse_trng_0_test_out_1.rsse_trng_0_test_out_2.rsse_trng_0_test_out_3.rs
sf_ctrl
spi
timer
tzc_nsec
tzc_sec
uart
bl602_rust_guide
embedded_hal
embedded_time
nb
num
num_complex
num_integer
num_iter
num_rational
num_traits
panic_halt
r0
riscv
riscv_rt
vcell
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - irtx_config."]
    pub irtx_config: crate::Reg<irtx_config::IRTX_CONFIG_SPEC>,
    #[doc = "0x04 - irtx_int_sts."]
    pub irtx_int_sts: crate::Reg<irtx_int_sts::IRTX_INT_STS_SPEC>,
    #[doc = "0x08 - irtx_data_word0."]
    pub irtx_data_word0: crate::Reg<irtx_data_word0::IRTX_DATA_WORD0_SPEC>,
    #[doc = "0x0c - irtx_data_word1."]
    pub irtx_data_word1: crate::Reg<irtx_data_word1::IRTX_DATA_WORD1_SPEC>,
    #[doc = "0x10 - irtx_pulse_width."]
    pub irtx_pulse_width: crate::Reg<irtx_pulse_width::IRTX_PULSE_WIDTH_SPEC>,
    #[doc = "0x14 - irtx_pw."]
    pub irtx_pw: crate::Reg<irtx_pw::IRTX_PW_SPEC>,
    _reserved6: [u8; 40usize],
    #[doc = "0x40 - irtx_swm_pw_0."]
    pub irtx_swm_pw_0: crate::Reg<irtx_swm_pw_0::IRTX_SWM_PW_0_SPEC>,
    #[doc = "0x44 - irtx_swm_pw_1."]
    pub irtx_swm_pw_1: crate::Reg<irtx_swm_pw_1::IRTX_SWM_PW_1_SPEC>,
    #[doc = "0x48 - irtx_swm_pw_2."]
    pub irtx_swm_pw_2: crate::Reg<irtx_swm_pw_2::IRTX_SWM_PW_2_SPEC>,
    #[doc = "0x4c - irtx_swm_pw_3."]
    pub irtx_swm_pw_3: crate::Reg<irtx_swm_pw_3::IRTX_SWM_PW_3_SPEC>,
    #[doc = "0x50 - irtx_swm_pw_4."]
    pub irtx_swm_pw_4: crate::Reg<irtx_swm_pw_4::IRTX_SWM_PW_4_SPEC>,
    #[doc = "0x54 - irtx_swm_pw_5."]
    pub irtx_swm_pw_5: crate::Reg<irtx_swm_pw_5::IRTX_SWM_PW_5_SPEC>,
    #[doc = "0x58 - irtx_swm_pw_6."]
    pub irtx_swm_pw_6: crate::Reg<irtx_swm_pw_6::IRTX_SWM_PW_6_SPEC>,
    #[doc = "0x5c - irtx_swm_pw_7."]
    pub irtx_swm_pw_7: crate::Reg<irtx_swm_pw_7::IRTX_SWM_PW_7_SPEC>,
    _reserved14: [u8; 32usize],
    #[doc = "0x80 - irrx_config."]
    pub irrx_config: crate::Reg<irrx_config::IRRX_CONFIG_SPEC>,
    #[doc = "0x84 - irrx_int_sts."]
    pub irrx_int_sts: crate::Reg<irrx_int_sts::IRRX_INT_STS_SPEC>,
    #[doc = "0x88 - irrx_pw_config."]
    pub irrx_pw_config: crate::Reg<irrx_pw_config::IRRX_PW_CONFIG_SPEC>,
    _reserved17: [u8; 4usize],
    #[doc = "0x90 - irrx_data_count."]
    pub irrx_data_count: crate::Reg<irrx_data_count::IRRX_DATA_COUNT_SPEC>,
    #[doc = "0x94 - irrx_data_word0."]
    pub irrx_data_word0: crate::Reg<irrx_data_word0::IRRX_DATA_WORD0_SPEC>,
    #[doc = "0x98 - irrx_data_word1."]
    pub irrx_data_word1: crate::Reg<irrx_data_word1::IRRX_DATA_WORD1_SPEC>,
    _reserved20: [u8; 36usize],
    #[doc = "0xc0 - irrx_swm_fifo_config_0."]
    pub irrx_swm_fifo_config_0: crate::Reg<irrx_swm_fifo_config_0::IRRX_SWM_FIFO_CONFIG_0_SPEC>,
    #[doc = "0xc4 - irrx_swm_fifo_rdata."]
    pub irrx_swm_fifo_rdata: crate::Reg<irrx_swm_fifo_rdata::IRRX_SWM_FIFO_RDATA_SPEC>,
}
#[doc = "irtx_config register accessor: an alias for `Reg<IRTX_CONFIG_SPEC>`"]
pub type IRTX_CONFIG = crate::Reg<irtx_config::IRTX_CONFIG_SPEC>;
#[doc = "irtx_config."]
pub mod irtx_config;
#[doc = "irtx_int_sts register accessor: an alias for `Reg<IRTX_INT_STS_SPEC>`"]
pub type IRTX_INT_STS = crate::Reg<irtx_int_sts::IRTX_INT_STS_SPEC>;
#[doc = "irtx_int_sts."]
pub mod irtx_int_sts;
#[doc = "irtx_data_word0 register accessor: an alias for `Reg<IRTX_DATA_WORD0_SPEC>`"]
pub type IRTX_DATA_WORD0 = crate::Reg<irtx_data_word0::IRTX_DATA_WORD0_SPEC>;
#[doc = "irtx_data_word0."]
pub mod irtx_data_word0;
#[doc = "irtx_data_word1 register accessor: an alias for `Reg<IRTX_DATA_WORD1_SPEC>`"]
pub type IRTX_DATA_WORD1 = crate::Reg<irtx_data_word1::IRTX_DATA_WORD1_SPEC>;
#[doc = "irtx_data_word1."]
pub mod irtx_data_word1;
#[doc = "irtx_pulse_width register accessor: an alias for `Reg<IRTX_PULSE_WIDTH_SPEC>`"]
pub type IRTX_PULSE_WIDTH = crate::Reg<irtx_pulse_width::IRTX_PULSE_WIDTH_SPEC>;
#[doc = "irtx_pulse_width."]
pub mod irtx_pulse_width;
#[doc = "irtx_pw register accessor: an alias for `Reg<IRTX_PW_SPEC>`"]
pub type IRTX_PW = crate::Reg<irtx_pw::IRTX_PW_SPEC>;
#[doc = "irtx_pw."]
pub mod irtx_pw;
#[doc = "irtx_swm_pw_0 register accessor: an alias for `Reg<IRTX_SWM_PW_0_SPEC>`"]
pub type IRTX_SWM_PW_0 = crate::Reg<irtx_swm_pw_0::IRTX_SWM_PW_0_SPEC>;
#[doc = "irtx_swm_pw_0."]
pub mod irtx_swm_pw_0;
#[doc = "irtx_swm_pw_1 register accessor: an alias for `Reg<IRTX_SWM_PW_1_SPEC>`"]
pub type IRTX_SWM_PW_1 = crate::Reg<irtx_swm_pw_1::IRTX_SWM_PW_1_SPEC>;
#[doc = "irtx_swm_pw_1."]
pub mod irtx_swm_pw_1;
#[doc = "irtx_swm_pw_2 register accessor: an alias for `Reg<IRTX_SWM_PW_2_SPEC>`"]
pub type IRTX_SWM_PW_2 = crate::Reg<irtx_swm_pw_2::IRTX_SWM_PW_2_SPEC>;
#[doc = "irtx_swm_pw_2."]
pub mod irtx_swm_pw_2;
#[doc = "irtx_swm_pw_3 register accessor: an alias for `Reg<IRTX_SWM_PW_3_SPEC>`"]
pub type IRTX_SWM_PW_3 = crate::Reg<irtx_swm_pw_3::IRTX_SWM_PW_3_SPEC>;
#[doc = "irtx_swm_pw_3."]
pub mod irtx_swm_pw_3;
#[doc = "irtx_swm_pw_4 register accessor: an alias for `Reg<IRTX_SWM_PW_4_SPEC>`"]
pub type IRTX_SWM_PW_4 = crate::Reg<irtx_swm_pw_4::IRTX_SWM_PW_4_SPEC>;
#[doc = "irtx_swm_pw_4."]
pub mod irtx_swm_pw_4;
#[doc = "irtx_swm_pw_5 register accessor: an alias for `Reg<IRTX_SWM_PW_5_SPEC>`"]
pub type IRTX_SWM_PW_5 = crate::Reg<irtx_swm_pw_5::IRTX_SWM_PW_5_SPEC>;
#[doc = "irtx_swm_pw_5."]
pub mod irtx_swm_pw_5;
#[doc = "irtx_swm_pw_6 register accessor: an alias for `Reg<IRTX_SWM_PW_6_SPEC>`"]
pub type IRTX_SWM_PW_6 = crate::Reg<irtx_swm_pw_6::IRTX_SWM_PW_6_SPEC>;
#[doc = "irtx_swm_pw_6."]
pub mod irtx_swm_pw_6;
#[doc = "irtx_swm_pw_7 register accessor: an alias for `Reg<IRTX_SWM_PW_7_SPEC>`"]
pub type IRTX_SWM_PW_7 = crate::Reg<irtx_swm_pw_7::IRTX_SWM_PW_7_SPEC>;
#[doc = "irtx_swm_pw_7."]
pub mod irtx_swm_pw_7;
#[doc = "irrx_config register accessor: an alias for `Reg<IRRX_CONFIG_SPEC>`"]
pub type IRRX_CONFIG = crate::Reg<irrx_config::IRRX_CONFIG_SPEC>;
#[doc = "irrx_config."]
pub mod irrx_config;
#[doc = "irrx_int_sts register accessor: an alias for `Reg<IRRX_INT_STS_SPEC>`"]
pub type IRRX_INT_STS = crate::Reg<irrx_int_sts::IRRX_INT_STS_SPEC>;
#[doc = "irrx_int_sts."]
pub mod irrx_int_sts;
#[doc = "irrx_pw_config register accessor: an alias for `Reg<IRRX_PW_CONFIG_SPEC>`"]
pub type IRRX_PW_CONFIG = crate::Reg<irrx_pw_config::IRRX_PW_CONFIG_SPEC>;
#[doc = "irrx_pw_config."]
pub mod irrx_pw_config;
#[doc = "irrx_data_count register accessor: an alias for `Reg<IRRX_DATA_COUNT_SPEC>`"]
pub type IRRX_DATA_COUNT = crate::Reg<irrx_data_count::IRRX_DATA_COUNT_SPEC>;
#[doc = "irrx_data_count."]
pub mod irrx_data_count;
#[doc = "irrx_data_word0 register accessor: an alias for `Reg<IRRX_DATA_WORD0_SPEC>`"]
pub type IRRX_DATA_WORD0 = crate::Reg<irrx_data_word0::IRRX_DATA_WORD0_SPEC>;
#[doc = "irrx_data_word0."]
pub mod irrx_data_word0;
#[doc = "irrx_data_word1 register accessor: an alias for `Reg<IRRX_DATA_WORD1_SPEC>`"]
pub type IRRX_DATA_WORD1 = crate::Reg<irrx_data_word1::IRRX_DATA_WORD1_SPEC>;
#[doc = "irrx_data_word1."]
pub mod irrx_data_word1;
#[doc = "irrx_swm_fifo_config_0 register accessor: an alias for `Reg<IRRX_SWM_FIFO_CONFIG_0_SPEC>`"]
pub type IRRX_SWM_FIFO_CONFIG_0 = crate::Reg<irrx_swm_fifo_config_0::IRRX_SWM_FIFO_CONFIG_0_SPEC>;
#[doc = "irrx_swm_fifo_config_0."]
pub mod irrx_swm_fifo_config_0;
#[doc = "irrx_swm_fifo_rdata register accessor: an alias for `Reg<IRRX_SWM_FIFO_RDATA_SPEC>`"]
pub type IRRX_SWM_FIFO_RDATA = crate::Reg<irrx_swm_fifo_rdata::IRRX_SWM_FIFO_RDATA_SPEC>;
#[doc = "irrx_swm_fifo_rdata."]
pub mod irrx_swm_fifo_rdata;