1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `pwm0_interrupt` reader"]
pub struct R(crate::R<PWM0_INTERRUPT_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<PWM0_INTERRUPT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::convert::From<crate::R<PWM0_INTERRUPT_SPEC>> for R {
    fn from(reader: crate::R<PWM0_INTERRUPT_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `pwm0_interrupt` writer"]
pub struct W(crate::W<PWM0_INTERRUPT_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<PWM0_INTERRUPT_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl core::convert::From<crate::W<PWM0_INTERRUPT_SPEC>> for W {
    fn from(writer: crate::W<PWM0_INTERRUPT_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `pwm_int_enable` reader - "]
pub struct PWM_INT_ENABLE_R(crate::FieldReader<bool, bool>);
impl PWM_INT_ENABLE_R {
    pub(crate) fn new(bits: bool) -> Self {
        PWM_INT_ENABLE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for PWM_INT_ENABLE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `pwm_int_enable` writer - "]
pub struct PWM_INT_ENABLE_W<'a> {
    w: &'a mut W,
}
impl<'a> PWM_INT_ENABLE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16);
        self.w
    }
}
#[doc = "Field `pwm_int_period_cnt` reader - "]
pub struct PWM_INT_PERIOD_CNT_R(crate::FieldReader<u16, u16>);
impl PWM_INT_PERIOD_CNT_R {
    pub(crate) fn new(bits: u16) -> Self {
        PWM_INT_PERIOD_CNT_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for PWM_INT_PERIOD_CNT_R {
    type Target = crate::FieldReader<u16, u16>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `pwm_int_period_cnt` writer - "]
pub struct PWM_INT_PERIOD_CNT_W<'a> {
    w: &'a mut W,
}
impl<'a> PWM_INT_PERIOD_CNT_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u16) -> &'a mut W {
        self.w.bits = (self.w.bits & !0xffff) | ((value as u32) & 0xffff);
        self.w
    }
}
impl R {
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn pwm_int_enable(&self) -> PWM_INT_ENABLE_R {
        PWM_INT_ENABLE_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn pwm_int_period_cnt(&self) -> PWM_INT_PERIOD_CNT_R {
        PWM_INT_PERIOD_CNT_R::new((self.bits & 0xffff) as u16)
    }
}
impl W {
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn pwm_int_enable(&mut self) -> PWM_INT_ENABLE_W {
        PWM_INT_ENABLE_W { w: self }
    }
    #[doc = "Bits 0:15"]
    #[inline(always)]
    pub fn pwm_int_period_cnt(&mut self) -> PWM_INT_PERIOD_CNT_W {
        PWM_INT_PERIOD_CNT_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "pwm0_interrupt.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [pwm0_interrupt](index.html) module"]
pub struct PWM0_INTERRUPT_SPEC;
impl crate::RegisterSpec for PWM0_INTERRUPT_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [pwm0_interrupt::R](R) reader structure"]
impl crate::Readable for PWM0_INTERRUPT_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [pwm0_interrupt::W](W) writer structure"]
impl crate::Writable for PWM0_INTERRUPT_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets pwm0_interrupt to value 0"]
impl crate::Resettable for PWM0_INTERRUPT_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}