1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171

#[doc = "Register `sf2_if_io_dly_4` reader"]
pub struct R(crate::R<SF2_IF_IO_DLY_4_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SF2_IF_IO_DLY_4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::convert::From<crate::R<SF2_IF_IO_DLY_4_SPEC>> for R {
    fn from(reader: crate::R<SF2_IF_IO_DLY_4_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `sf2_if_io_dly_4` writer"]
pub struct W(crate::W<SF2_IF_IO_DLY_4_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SF2_IF_IO_DLY_4_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl core::convert::From<crate::W<SF2_IF_IO_DLY_4_SPEC>> for W {
    fn from(writer: crate::W<SF2_IF_IO_DLY_4_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `sf2_io_3_do_dly_sel` reader - "]
pub struct SF2_IO_3_DO_DLY_SEL_R(crate::FieldReader<u8, u8>);
impl SF2_IO_3_DO_DLY_SEL_R {
    pub(crate) fn new(bits: u8) -> Self {
        SF2_IO_3_DO_DLY_SEL_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for SF2_IO_3_DO_DLY_SEL_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `sf2_io_3_do_dly_sel` writer - "]
pub struct SF2_IO_3_DO_DLY_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SF2_IO_3_DO_DLY_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16);
        self.w
    }
}
#[doc = "Field `sf2_io_3_di_dly_sel` reader - "]
pub struct SF2_IO_3_DI_DLY_SEL_R(crate::FieldReader<u8, u8>);
impl SF2_IO_3_DI_DLY_SEL_R {
    pub(crate) fn new(bits: u8) -> Self {
        SF2_IO_3_DI_DLY_SEL_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for SF2_IO_3_DI_DLY_SEL_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `sf2_io_3_di_dly_sel` writer - "]
pub struct SF2_IO_3_DI_DLY_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SF2_IO_3_DI_DLY_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8);
        self.w
    }
}
#[doc = "Field `sf2_io_3_oe_dly_sel` reader - "]
pub struct SF2_IO_3_OE_DLY_SEL_R(crate::FieldReader<u8, u8>);
impl SF2_IO_3_OE_DLY_SEL_R {
    pub(crate) fn new(bits: u8) -> Self {
        SF2_IO_3_OE_DLY_SEL_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for SF2_IO_3_OE_DLY_SEL_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `sf2_io_3_oe_dly_sel` writer - "]
pub struct SF2_IO_3_OE_DLY_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> SF2_IO_3_OE_DLY_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03);
        self.w
    }
}
impl R {
    #[doc = "Bits 16:17"]
    #[inline(always)]
    pub fn sf2_io_3_do_dly_sel(&self) -> SF2_IO_3_DO_DLY_SEL_R {
        SF2_IO_3_DO_DLY_SEL_R::new(((self.bits >> 16) & 0x03) as u8)
    }
    #[doc = "Bits 8:9"]
    #[inline(always)]
    pub fn sf2_io_3_di_dly_sel(&self) -> SF2_IO_3_DI_DLY_SEL_R {
        SF2_IO_3_DI_DLY_SEL_R::new(((self.bits >> 8) & 0x03) as u8)
    }
    #[doc = "Bits 0:1"]
    #[inline(always)]
    pub fn sf2_io_3_oe_dly_sel(&self) -> SF2_IO_3_OE_DLY_SEL_R {
        SF2_IO_3_OE_DLY_SEL_R::new((self.bits & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bits 16:17"]
    #[inline(always)]
    pub fn sf2_io_3_do_dly_sel(&mut self) -> SF2_IO_3_DO_DLY_SEL_W {
        SF2_IO_3_DO_DLY_SEL_W { w: self }
    }
    #[doc = "Bits 8:9"]
    #[inline(always)]
    pub fn sf2_io_3_di_dly_sel(&mut self) -> SF2_IO_3_DI_DLY_SEL_W {
        SF2_IO_3_DI_DLY_SEL_W { w: self }
    }
    #[doc = "Bits 0:1"]
    #[inline(always)]
    pub fn sf2_io_3_oe_dly_sel(&mut self) -> SF2_IO_3_OE_DLY_SEL_W {
        SF2_IO_3_OE_DLY_SEL_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "sf2_if_io_dly_4.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sf2_if_io_dly_4](index.html) module"]
pub struct SF2_IF_IO_DLY_4_SPEC;
impl crate::RegisterSpec for SF2_IF_IO_DLY_4_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sf2_if_io_dly_4::R](R) reader structure"]
impl crate::Readable for SF2_IF_IO_DLY_4_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sf2_if_io_dly_4::W](W) writer structure"]
impl crate::Writable for SF2_IF_IO_DLY_4_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets sf2_if_io_dly_4 to value 0"]
impl crate::Resettable for SF2_IF_IO_DLY_4_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}