[][src]Struct bl602_pac::glb::gpio_cfgctl10::W

pub struct W(_);

Register GPIO_CFGCTL10 writer

Implementations

impl W[src]

pub fn reg_gpio_21_func_sel(&mut self) -> REG_GPIO_21_FUNC_SEL_W[src]

Bits 24:27

pub fn reg_gpio_21_pd(&mut self) -> REG_GPIO_21_PD_W[src]

Bit 21

pub fn reg_gpio_21_pu(&mut self) -> REG_GPIO_21_PU_W[src]

Bit 20

pub fn reg_gpio_21_drv(&mut self) -> REG_GPIO_21_DRV_W[src]

Bits 18:19

pub fn reg_gpio_21_smt(&mut self) -> REG_GPIO_21_SMT_W[src]

Bit 17

pub fn reg_gpio_21_ie(&mut self) -> REG_GPIO_21_IE_W[src]

Bit 16

pub fn reg_gpio_20_func_sel(&mut self) -> REG_GPIO_20_FUNC_SEL_W[src]

Bits 8:11

pub fn reg_gpio_20_pd(&mut self) -> REG_GPIO_20_PD_W[src]

Bit 5

pub fn reg_gpio_20_pu(&mut self) -> REG_GPIO_20_PU_W[src]

Bit 4

pub fn reg_gpio_20_drv(&mut self) -> REG_GPIO_20_DRV_W[src]

Bits 2:3

pub fn reg_gpio_20_smt(&mut self) -> REG_GPIO_20_SMT_W[src]

Bit 1

pub fn reg_gpio_20_ie(&mut self) -> REG_GPIO_20_IE_W[src]

Bit 0

pub unsafe fn bits(&mut self, bits: u32) -> &mut Self[src]

Writes raw bits to the register.

Methods from Deref<Target = W<GPIO_CFGCTL10_SPEC>>

pub unsafe fn bits(&mut self, bits: REG::Ux) -> &mut Self[src]

Writes raw bits to the register.

Trait Implementations

impl Deref for W[src]

type Target = W<GPIO_CFGCTL10_SPEC>

The resulting type after dereferencing.

impl DerefMut for W[src]

impl From<W<GPIO_CFGCTL10_SPEC>> for W[src]

Auto Trait Implementations

impl Send for W

impl Sync for W

impl Unpin for W

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized
[src]

impl<T> Borrow<T> for T where
    T: ?Sized
[src]

impl<T> BorrowMut<T> for T where
    T: ?Sized
[src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, 
[src]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, 
[src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, 
[src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.